**FEATURES**

- Fully Differential Input and Output
- Wide Supply Range: 2.375V to 12.6V
- Rail-to-Rail Output Swing
- Low Noise: 3nV/√Hz
- Low Distortion, 2Vp-p, 1MHz: –94dBc
- Adjustable Output Common Mode Voltage
- Unity Gain Stable
- Gain-Bandwidth: 70MHz
- Slew Rate: 65V/µs
- Large Output Current: 85mA
- DC Voltage Offset <2mV MAX
- Open-Loop Gain: 100V/mV
- Low Power Shutdown
- 8-Pin MSOP or 3mm × 3mm DFN Package

**APPLICATIONS**

- Differential Input A/D Converter Driver
- Single-Ended to Differential Conversion
- Differential Amplification with Common Mode Translation
- Rail-to-Rail Differential Line Driver/Receiver
- Low Voltage, Low Noise, Differential Signal Processing

**DESCRIPTION**

The LT®1994 is a high precision, very low noise, low distortion, fully differential input/output amplifier optimized for 3V, single supply operation. The LT1994’s output common mode voltage is independent of the input common mode voltage, and is adjustable by applying a voltage on the \( V_{OCM} \) pin. A separate internal common mode feedback path provides accurate output phase balancing and reduced even-order harmonics. This makes the LT1994 ideal for level shifting ground referenced signals for driving differential input, single supply ADCs.

The LT1994 output can swing rail-to-rail and is capable of sourcing and sinking up to 85mA. In addition to the low distortion characteristics, the LT1994 has a low input referred voltage noise of 3nV/√Hz. This part maintains its performance for supply voltages as low as 2.375V. It draws only 13.3mA of supply current and has a hardware shutdown feature that reduces current consumption to 225µA.

The LT1994 is available in an 8-pin MSOP or 8-pin DFN package.

---

**TYPICAL APPLICATION**

A/D Preamplifier: Single-Ended Input to Differential Output with Common Mode Level Shifting

![Circuit Diagram](image)

**LT1994 Driving an LTC1403A-1 1MHz Sine Wave, 8192 Point FFT Plot**

![FFT Plot](image)
**LT1994**

### Absolute Maximum Ratings

(Not 1)

Total Supply Voltage \((V^+ \text{ to } V^-)\) ......................12.6V

Input Voltage (Note 2) ...........................................\(\pm V_S\)

Input Current (Note 2) ...........................................\(\pm 10\)mA

Input Current \((V_{OCM}, SHDN)\) ............................\(\pm 10\)mA

\(V_{OCM}, SHDN\) ....................................................\(\pm V_S\)

Output Short-Circuit Duration (Note 3) ........... Indefinite

Operating Temperature Range (Note 4) ...... -40°C to 85°C

Specified Temperature Range (Note 5) .... -40°C to 85°C

Junction Temperature

MS8 .......................................................... 150°C

DFN8 .......................................................... 125°C

Storage Temperature Range

MS8 .......................................................... -65°C to 150°C

DFN8 .......................................................... -65°C to 125°C

### Package/Order Information

**TOP VIEW**

**DD PACKAGE**

8-LEAD (3mm x 3mm) PLASTIC DFN

\(T_{JMAX} = 125°C, \theta \text{JA} = 160°C/W\)

UNDERSIDE METAL CONNECTED TO V-

**MS8 PACKAGE**

8-LEAD PLASTIC MSOP

\(T_{JMAX} = 150°C, \theta \text{JA} = 140°C/W\)

**ORDER PART NUMBER**

**DD PART MARKING***

**ORDER PART NUMBER**

**MS8 PART MARKING***

<table>
<thead>
<tr>
<th>LT1994CDD</th>
<th>LBQM</th>
<th>LT1994CMS8</th>
<th>LTBQN</th>
</tr>
</thead>
<tbody>
<tr>
<td>LT1994IDD</td>
<td>LBQM</td>
<td>LT1994IM8</td>
<td>LTBQN</td>
</tr>
</tbody>
</table>

**Order Options**

Tape and Reel: Add #TR

Lead Free: Add #PBF  Lead Free Tape and Reel: Add #TRPBF


*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for parts specified with wider operating temperature ranges.

### Electrical Characteristics

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at \(T_A = 25°C\). \(V^+ = 3V, V^- = 0V, V_{CM} = V_{OCM} = V_{ICM} = \text{mid-supply}, V_{SHDN} = \text{OPEN}, R_I = R_F = 499\Omega, R_L = 800\Ω\) to a mid-supply voltage (See Figure 1) unless otherwise noted. \(V_S\) is defined \((V^+ - V^-)\). \(V_{OUTCM}\) is defined as \((V_{OUT^+} + V_{OUT^-})/2\). \(V_{ICM}\) is defined as \((V_{IN^+} + V_{IN^-})/2\). \(V_{OUTDIFF}\) is defined as \((V_{OUT^+} - V_{OUT^-})\). \(V_{INDIFF}\) is defined as \((V_{IN^+} - V_{IN^-})\).

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{DSDIFF})</td>
<td>Differential Offset Voltage (Input Referred)</td>
<td>(V_S = 2.375V, V_{ICM} = V_S/4)</td>
<td>●</td>
<td>±2</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_S = 3V)</td>
<td>●</td>
<td>±2</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_S = 5V)</td>
<td>●</td>
<td>±2</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_S = \pm 5V)</td>
<td>●</td>
<td>±3</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>(\Delta V_{DSDIFF/\Delta T})</td>
<td>Differential Offset Voltage Drift (Input Referred)</td>
<td>(V_S = 2.375V, V_{ICM} = V_S/4)</td>
<td>3</td>
<td></td>
<td></td>
<td>(\mu V/°C)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_S = 3V)</td>
<td>3</td>
<td></td>
<td></td>
<td>(\mu V/°C)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_S = 5V)</td>
<td>3</td>
<td></td>
<td></td>
<td>(\mu V/°C)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_S = \pm 5V)</td>
<td>3</td>
<td></td>
<td></td>
<td>(\mu V/°C)</td>
</tr>
<tr>
<td>(I_B)</td>
<td>Input Bias Current (Note 6)</td>
<td>(V_S = 2.375V, V_{ICM} = V_S/4)</td>
<td>●</td>
<td>-45</td>
<td>-18</td>
<td>-3 (\mu A)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_S = 3V)</td>
<td>●</td>
<td>-45</td>
<td>-18</td>
<td>-3 (\mu A)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_S = 5V)</td>
<td>●</td>
<td>-45</td>
<td>-18</td>
<td>-3 (\mu A)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_S = \pm 5V)</td>
<td>●</td>
<td>-45</td>
<td>-18</td>
<td>-3 (\mu A)</td>
</tr>
</tbody>
</table>
The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at \( T_A = 25^\circ \text{C} \), \( V^+ = 3 \text{V} \), \( V^- = 0 \text{V} \), \( V_{\text{CM}} = V_{\text{OCM}} = V_{\text{ICM}} = \text{mid-supply} \), \( V_{\text{SSH}} = \text{OPEN} \), \( R_I = R_F = 499 \Omega \), \( R_L = 800 \Omega \) to a mid-supply (See Figure 1) unless otherwise noted. \( V_S \) is defined (\( V^+ - V^- \)). \( V_{\text{OUT}} \) is defined as \( (V_{\text{OUT}}^+ + V_{\text{OUT}}^-)/2 \). \( V_{\text{ICM}} \) is defined as \( (V_{\text{IN}}^+ + V_{\text{IN}}^-)/2 \). \( V_{\text{OUTDIFF}} \) is defined as \( (V_{\text{OUT}}^+ - V_{\text{OUT}}^-) \). \( V_{\text{INDIFF}} \) is defined as \( (V_{\text{IN}}^+ - V_{\text{IN}}^-) \).

### SYMBOLS AND PARAMETERS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( I_{\text{OS}} )</td>
<td>Input Offset Current (Note 6)</td>
<td>( V_S = 2.375 \text{V}, V_{\text{ICM}} = V_S/4 )</td>
<td>●</td>
<td>±0.2</td>
<td>±2</td>
<td>( \mu \text{A} )</td>
</tr>
<tr>
<td></td>
<td>( V_S = 3 \text{V} )</td>
<td>●</td>
<td>±0.2</td>
<td>±2</td>
<td>( \mu \text{A} )</td>
<td></td>
</tr>
<tr>
<td></td>
<td>( V_S = 5 \text{V} )</td>
<td>●</td>
<td>±0.2</td>
<td>±3</td>
<td>( \mu \text{A} )</td>
<td></td>
</tr>
<tr>
<td></td>
<td>( V_S = \pm 5 \text{V} )</td>
<td>●</td>
<td>±0.2</td>
<td>±4</td>
<td>( \mu \text{A} )</td>
<td></td>
</tr>
<tr>
<td>( R_{\text{IN}} )</td>
<td>Input Resistance</td>
<td>Common Mode</td>
<td>700</td>
<td>kΩ</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Differential Mode</td>
<td>4.5</td>
<td>kΩ</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( C_{\text{IN}} )</td>
<td>Input Capacitance</td>
<td>Differential</td>
<td>2</td>
<td>pF</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( e_{\text{n}} )</td>
<td>Differential Input Referred Noise Voltage Density</td>
<td>( f = 50 \text{kHz} )</td>
<td>3</td>
<td>nV/( \sqrt{\text{Hz}} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_{\text{n}} )</td>
<td>Input Noise Current Density</td>
<td>( f = 50 \text{kHz} )</td>
<td>2.5</td>
<td>pA/( \sqrt{\text{Hz}} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( e_{\text{VOCM}} )</td>
<td>Input Referred Common Mode Output Noise Voltage Density</td>
<td>( f = 50 \text{kHz}, V_{\text{DCM}} ) shorted to Ground</td>
<td>15</td>
<td>nV/( \sqrt{\text{Hz}} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{\text{ICMR}} ) (Note 7)</td>
<td>Input Signal Common Mode Range</td>
<td>( V_S = 3 \text{V}, \Delta V_{\text{ICM}} = 0.75 \text{V} )</td>
<td>●</td>
<td>0</td>
<td>1.75</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Common Mode Rejection Ratio (Input Referred) ( \Delta V_{\text{ICM}}/\Delta V_{\text{ODIFF}} )</td>
<td>( V_S = 3 \text{V} )</td>
<td>55</td>
<td>85</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>( \text{CMRRIO} ) (Note 8)</td>
<td>Common Mode Rejection Ratio (Input Referred) ( \Delta V_{\text{OCM}}/\Delta V_{\text{ODIFF}} )</td>
<td>( V_S = 5 \text{V}, \Delta V_{\text{OCM}} = 2 \text{V} )</td>
<td>●</td>
<td>65</td>
<td>85</td>
<td>dB</td>
</tr>
<tr>
<td>( \text{PSRR} ) (Note 9)</td>
<td>Differential Power Supply Rejection ( \Delta V_S/\Delta V_{\text{OSDIFF}} )</td>
<td>( V_S = 3 \text{V} ) to ( \pm 5 \text{V} )</td>
<td>●</td>
<td>69</td>
<td>105</td>
<td>dB</td>
</tr>
<tr>
<td>( \text{PSRRCM} ) (Note 9)</td>
<td>Output Common Mode Power Supply Rejection ( \Delta V_S/\Delta V_{\text{OSDIFF}} )</td>
<td>( V_S = 3 \text{V} ) to ( \pm 5 \text{V} )</td>
<td>●</td>
<td>45</td>
<td>70</td>
<td>dB</td>
</tr>
<tr>
<td>( G_{\text{CM}} )</td>
<td>Common Mode Gain ( \Delta V_{\text{OUTCM}}/\Delta V_{\text{ODIFF}} )</td>
<td>( V_S = \pm 2.5 \text{V} )</td>
<td>●</td>
<td>1</td>
<td></td>
<td>V/V</td>
</tr>
<tr>
<td></td>
<td>Common Mode Gain Error ( 100 \times (G_{\text{CM}} - 1) )</td>
<td>( V_S = \pm 2.5 \text{V} )</td>
<td>●</td>
<td>−0.15</td>
<td>±1</td>
<td>%</td>
</tr>
<tr>
<td>( \text{BAL} )</td>
<td>Output Balance ( \Delta V_{\text{OUTCM}}/\Delta V_{\text{ODIFF}} )</td>
<td>( \Delta V_{\text{ODIFF}} = 2 \text{V} )</td>
<td>●</td>
<td>−65</td>
<td>−46</td>
<td>dB</td>
</tr>
<tr>
<td></td>
<td>Single-Ended Input</td>
<td>( V_S = 2.375 \text{V}, V_{\text{ICM}} = V_S/4 )</td>
<td>●</td>
<td>−71</td>
<td>−50</td>
<td>dB</td>
</tr>
<tr>
<td></td>
<td>Differential Input</td>
<td>( V_S = 3 \text{V} )</td>
<td>±2.5</td>
<td>±25</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Differential Input</td>
<td>( V_S = 5 \text{V} )</td>
<td>±2.5</td>
<td>±25</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Differential Input</td>
<td>( V_S = \pm 5 \text{V} )</td>
<td>±2.5</td>
<td>±30</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Differential Input</td>
<td>( V_S = \pm 5 \text{V} )</td>
<td>±2.5</td>
<td>±40</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>( V_{\text{OSCM}} )</td>
<td>Common Mode Offset Voltage ( (V_{\text{OUTCM}} - V_{\text{OCM}}) )</td>
<td>( V_S = 3 \text{V}, V_{\text{ICM}} = V_S/4 )</td>
<td>●</td>
<td>5</td>
<td></td>
<td>( \mu \text{V}/^\circ \text{C} )</td>
</tr>
<tr>
<td></td>
<td>( V_S = 3 \text{V} )</td>
<td>●</td>
<td>5</td>
<td>( \mu \text{V}/^\circ \text{C} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>( V_S = 5 \text{V} )</td>
<td>●</td>
<td>5</td>
<td>( \mu \text{V}/^\circ \text{C} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>( V_S = \pm 5 \text{V} )</td>
<td>●</td>
<td>5</td>
<td>( \mu \text{V}/^\circ \text{C} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( \Delta V_{\text{OSCM}}/\Delta T )</td>
<td>Common Mode Offset Voltage Drift ( (V_{\text{OUTCM}} - V_{\text{OCM}}) )</td>
<td>( V_S = 2.375 \text{V}, V_{\text{ICM}} = V_S/4 )</td>
<td>●</td>
<td>5</td>
<td></td>
<td>( \mu \text{V}/^\circ \text{C} )</td>
</tr>
<tr>
<td></td>
<td>( V_S = 3 \text{V} )</td>
<td>●</td>
<td>5</td>
<td>( \mu \text{V}/^\circ \text{C} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>( V_S = 5 \text{V} )</td>
<td>●</td>
<td>5</td>
<td>( \mu \text{V}/^\circ \text{C} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( \text{VOUTCMR} ) (Note 7)</td>
<td>Output Signal Common Mode Range ( (V_{\text{OCM}} ) Pin)</td>
<td>( V_S = 3 \text{V}, \pm 5 \text{V} )</td>
<td>●</td>
<td>( V^+ + 1.1 )</td>
<td>( V^+ - 0.8 )</td>
<td>V</td>
</tr>
<tr>
<td>( R_{\text{INVOCM}} )</td>
<td>Input Resistance, ( V_{\text{OCM}} ) Pin</td>
<td>( V_S = 5 \text{V} )</td>
<td>30</td>
<td>40</td>
<td>60</td>
<td>kΩ</td>
</tr>
<tr>
<td>( V_{\text{MID}} )</td>
<td>Voltage at the ( V_{\text{OCM}} ) Pin</td>
<td>( V_S = 5 \text{V} )</td>
<td>2.45</td>
<td>2.5</td>
<td>2.55</td>
<td>V</td>
</tr>
<tr>
<td>( V_{\text{OUT}} )</td>
<td>Output Voltage, High, Either Output Pin (Note 10)</td>
<td>( V_S = 3 \text{V}, \text{No Load} )</td>
<td>●</td>
<td>70</td>
<td>140</td>
<td>mV</td>
</tr>
<tr>
<td></td>
<td>( V_S = 3 \text{V}, R_L = 800 \Omega )</td>
<td>●</td>
<td>90</td>
<td>175</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td></td>
<td>( V_S = 3 \text{V}, R_L = 100 \Omega )</td>
<td>●</td>
<td>200</td>
<td>400</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td></td>
<td>( V_S = \pm 5 \text{V}, \text{No Load} )</td>
<td>●</td>
<td>150</td>
<td>325</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td></td>
<td>( V_S = \pm 5 \text{V}, R_L = 800 \Omega )</td>
<td>●</td>
<td>200</td>
<td>450</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td></td>
<td>( V_S = \pm 5 \text{V}, R_L = 100 \Omega )</td>
<td>●</td>
<td>900</td>
<td>2400</td>
<td>mV</td>
<td></td>
</tr>
</tbody>
</table>
### ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ C$. $V^+ = 3V$, $V^- = 0V$, $V_{CM} = V_{OCM} = V_{ICM} = mid-supply$, $V_{SHDN} = OPEN$, $R_I = R_F = 499\Omega$, $R_L = 800\Omega$ to a mid-supply voltage (See Figure 1) unless otherwise noted. $V_S$ is defined ($V^+ − V^−$). $V_{OUTCM}$ is defined as $(V_{OUT+} + V_{OUT−})/2$. $V_{ICM}$ is defined as $(V_{IN+} + V_{IN−})/2$. $V_{OUTDIFF}$ is defined as $(V_{OUT+} − V_{OUT−})$. $V_{INDIFF}$ is defined as $(V_{IN+} − V_{IN−})$.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output Voltage, Low, Either Output Pin (Note 10)</td>
<td>$V_S = 3V$, No Load</td>
<td>●</td>
<td>30 mV</td>
</tr>
<tr>
<td></td>
<td>$V_S = 3V$, $R_L = 800\Omega$</td>
<td>●</td>
<td>50 mV</td>
</tr>
<tr>
<td></td>
<td>$V_S = 3V$, $R_L = 100\Omega$</td>
<td>●</td>
<td>125 mV</td>
</tr>
<tr>
<td></td>
<td>$V_S = ±5V$, No Load</td>
<td>●</td>
<td>80 mV</td>
</tr>
<tr>
<td></td>
<td>$V_S = ±5V$, $R_L = 800\Omega$</td>
<td>●</td>
<td>125 mV</td>
</tr>
<tr>
<td></td>
<td>$V_S = ±5V$, $R_L = 100\Omega$</td>
<td>●</td>
<td>900 mV</td>
</tr>
<tr>
<td>$I_{SC}$</td>
<td>Output Short-Circuit Current, Either Output Pin (Note 11)</td>
<td>$V_S = 3.75V$, $R_L = 10\Omega$</td>
<td>●</td>
</tr>
<tr>
<td></td>
<td>$V_S = 3V$, $R_L = 10\Omega$</td>
<td>●</td>
<td>±30 mA</td>
</tr>
<tr>
<td></td>
<td>$V_S = 3V$, $R_L = 800\Omega$, $V_{CM} = 0V$, $R_L = 10\Omega$</td>
<td>●</td>
<td>±40 mA</td>
</tr>
<tr>
<td></td>
<td>$V_S = ±5V$, $V_{CM} = 0V$, $V_{OUT} = ±5V$</td>
<td>●</td>
<td>±45 mA</td>
</tr>
<tr>
<td>SR</td>
<td>Slew Rate</td>
<td>$V_S = 3V$, $T_A = 25^\circ C$</td>
<td>●</td>
</tr>
<tr>
<td></td>
<td>$V_S = ±5V$, $V_{CM} = 0V$, $T_A = 25^\circ C$</td>
<td>●</td>
<td>65 V/μS</td>
</tr>
<tr>
<td>GBW</td>
<td>Gain-Bandwidth Product ($f_{TEST} = 1MHz$)</td>
<td>$V_S = 3V$, $T_A = 25^\circ C$</td>
<td>●</td>
</tr>
<tr>
<td></td>
<td>$V_S = ±5V$, $V_{CM} = 0V$, $T_A = 25^\circ C$</td>
<td>●</td>
<td>58 MHz</td>
</tr>
<tr>
<td>Distortion</td>
<td>$V_S = 3V$, $R_L = 800\Omega$, $f_{IN} = 1MHz$, $V_{OUT} − V_{OUT} = 2V_{P-P}$</td>
<td></td>
<td>99 dBC</td>
</tr>
<tr>
<td></td>
<td>$V_S = ±5V$, $V_{CM} = 0V$, $V_{OUT} = ±5V$, $V_{OUT} − V_{OUT} = 1.8V$</td>
<td></td>
<td>96 dBC</td>
</tr>
<tr>
<td></td>
<td>2nd Harmonic</td>
<td></td>
<td>−99 dBC</td>
</tr>
<tr>
<td></td>
<td>3rd Harmonic</td>
<td></td>
<td>−96 dBC</td>
</tr>
<tr>
<td></td>
<td>Single-Ended Input</td>
<td></td>
<td>−94 dBc</td>
</tr>
<tr>
<td></td>
<td>2nd Harmonic</td>
<td></td>
<td>−108 dBc</td>
</tr>
<tr>
<td></td>
<td>3rd Harmonic</td>
<td></td>
<td>−108 dBc</td>
</tr>
<tr>
<td>$t_S$</td>
<td>Settling Time</td>
<td>$V_S = 3V$, 0.01%, 2V Step</td>
<td>120 ns</td>
</tr>
<tr>
<td></td>
<td>$V_S = 3V$, 0.1%, 2V Step</td>
<td>90 ns</td>
<td></td>
</tr>
<tr>
<td>$A_{VOL}$</td>
<td>Large-Signal Voltage Gain</td>
<td>$V_S = 3V$</td>
<td>100 dB</td>
</tr>
<tr>
<td>$V_S$</td>
<td>Supply Voltage Range</td>
<td></td>
<td>2.375 V</td>
</tr>
<tr>
<td>$I_S$</td>
<td>Supply Current</td>
<td>$V_S = 3V$</td>
<td>13.3 mA</td>
</tr>
<tr>
<td></td>
<td>$V_S = ±5V$</td>
<td>13.9 mA</td>
<td></td>
</tr>
<tr>
<td>$I_{SHDN}$</td>
<td>Supply Current in Shutdown</td>
<td>$V_S = 3V$</td>
<td>0.225 mA</td>
</tr>
<tr>
<td></td>
<td>$V_S = ±5V$</td>
<td>0.375 mA</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$V_S = 3V$</td>
<td>0.75 mA</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$V_S = ±5V$</td>
<td>2.5 mA</td>
<td></td>
</tr>
<tr>
<td>$V_{IL}$</td>
<td>SHDN Input Logic Low</td>
<td>$V_S = 3V$ to ±5V</td>
<td>$V^+ − 2.1 V$</td>
</tr>
<tr>
<td>$V_{IH}$</td>
<td>SHDN Input Logic High</td>
<td>$V_S = 3V$ to ±5V</td>
<td>$V^− − 0.6 V$</td>
</tr>
<tr>
<td>$R_{SHDN}$</td>
<td>SHDN Pull-Up Resistor</td>
<td>$V_S = 3.75V$ to ±5V</td>
<td>40 kΩ</td>
</tr>
<tr>
<td>$I_{ON}$</td>
<td>Turn-On Time</td>
<td>$V_{SHDN} = 0.5V$ to 3V</td>
<td>1 μs</td>
</tr>
<tr>
<td>$I_{OFF}$</td>
<td>Turn-Off Time</td>
<td>$V_{SHDN} = 3V$ to 0.5V</td>
<td>1 μs</td>
</tr>
</tbody>
</table>

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The inputs are protected by a pair of back-to-back diodes. If the differential input voltage exceeds 1V, the input current should be limited to less than 10mA.

**Note 3:** A heat sink may be required to keep the junction temperature below the absolute maximum rating when the output is shorted indefinitely.

**Note 4:** The LT1994C/LT1994I are guaranteed functional over the operating temperature range −40°C to 85°C.

**Note 5:** The LT1994C is guaranteed to meet specified performance from 0°C to 70°C. The LT1994C is designed, characterized, and expected to meet specified performance from −40°C to 85°C but is not tested or QA sampled at these temperatures. The LT1994I is guaranteed to meet specified performance from −40°C to 85°C.

**Note 6:** Input bias current is defined as the average of the input currents flowing into Pin 1 and Pin 8 ($I_{IN}$ and $I_{IN}^*$. Input Offset current is defined as the difference of the input currents flowing into Pin 8 and Pin 1 ($I_{OS} = I_{IN}^* − I_{IN}$).
**ELECTRICAL CHARACTERISTICS**

**Note 7:** Input Common Mode Range is tested using the Test Circuit of Figure 1 ($R_F = R_I$) by applying a single ended $2V_{PP}$, $1kHz$ signal to $V_{INP}$ ($V_{INM} = 0$), and measuring the output distortion (THD) at the common mode Voltage Range limits listed in the Electrical Characteristics table, and confirming the output THD is better than $-40dB$. The voltage range for the output common mode range (Pin 2) is tested using the Test Circuit of Figure 1 ($R_F = R_I$) by applying a $0.5V$ peak, $1kHz$ signal to the $V_{OCM}$ Pin 2 (with $V_{INP} = V_{INM} = 0$) and measuring the output distortion (THD) at $V_{OUTCM}$ with $V_{OCM}$ biased $0.5V$ from the $V_{OCM}$ pin range limits listed in the Electrical Characteristics Table, and confirming the THD is better than $-40dB$.

**Note 8:** Input CMRR is defined as the ratio of the change in the input common mode voltage at the pins IN⁺ or IN⁻ to the change in differential input referred voltage offset. Output CMRR is defined as the ratio of the change in the voltage at the $V_{OCM}$ pin to the change in differential input referred voltage offset.

**Note 9:** Differential Power Supply Rejection (PSRR) is defined as the ratio of the change in supply voltage to the change in differential input referred voltage offset. Common Mode Power Supply Rejection (PSRRCM) is defined as the ratio of the change in supply voltage to the change in the common mode offset, $V_{OUTCM} - V_{OCM}$.

**Note 10:** Output swings are measured as differences between the output and the respective power supply rail.

**Note 11:** Extended operation with the output shorted may cause junction temperatures to exceed the $150^\circ C$ limit for the MSOP package (or $125^\circ C$ for the DD package) and is not recommended.

**Typical Performance Characteristics**

- **Differential Input Referred Voltage Offset vs Temperature**
- **Common Mode Voltage Offset vs Temperature**
- **Input Bias Current and Input Offset Current vs Temperature**
- **Gain Bandwidth vs Temperature**
- **Frequency Response vs Supply Voltage**
- **Frequency Response vs Load Capacitance**

---

**Note 7:** Input Common Mode Range is tested using the Test Circuit of Figure 1 ($R_F = R_I$) by applying a single ended $2V_{PP}$, $1kHz$ signal to $V_{INP}$ ($V_{INM} = 0$), and measuring the output distortion (THD) at the common mode Voltage Range limits listed in the Electrical Characteristics table, and confirming the output THD is better than $-40dB$. The voltage range for the output common mode range (Pin 2) is tested using the Test Circuit of Figure 1 ($R_F = R_I$) by applying a $0.5V$ peak, $1kHz$ signal to the $V_{OCM}$ Pin 2 (with $V_{INP} = V_{INM} = 0$) and measuring the output distortion (THD) at $V_{OUTCM}$ with $V_{OCM}$ biased $0.5V$ from the $V_{OCM}$ pin range limits listed in the Electrical Characteristics Table, and confirming the THD is better than $-40dB$.

**Note 8:** Input CMRR is defined as the ratio of the change in the input common mode voltage at the pins IN⁺ or IN⁻ to the change in differential input referred voltage offset. Output CMRR is defined as the ratio of the change in the voltage at the $V_{OCM}$ pin to the change in differential input referred voltage offset.

**Note 9:** Differential Power Supply Rejection (PSRR) is defined as the ratio of the change in supply voltage to the change in differential input referred voltage offset. Common Mode Power Supply Rejection (PSRRCM) is defined as the ratio of the change in supply voltage to the change in the common mode offset, $V_{OUTCM} - V_{OCM}$.

**Note 10:** Output swings are measured as differences between the output and the respective power supply rail.

**Note 11:** Extended operation with the output shorted may cause junction temperatures to exceed the $150^\circ C$ limit for the MSOP package (or $125^\circ C$ for the DD package) and is not recommended.

---

**TYPICAL PERFORMANCE CHARACTERISTICS**

- **Differential Input Referred Voltage Offset vs Temperature**
- **Common Mode Voltage Offset vs Temperature**
- **Input Bias Current and Input Offset Current vs Temperature**
- **Gain Bandwidth vs Temperature**
- **Frequency Response vs Supply Voltage**
- **Frequency Response vs Load Capacitance**

---

**Note 7:** Input Common Mode Range is tested using the Test Circuit of Figure 1 ($R_F = R_I$) by applying a single ended $2V_{PP}$, $1kHz$ signal to $V_{INP}$ ($V_{INM} = 0$), and measuring the output distortion (THD) at the common mode Voltage Range limits listed in the Electrical Characteristics table, and confirming the output THD is better than $-40dB$. The voltage range for the output common mode range (Pin 2) is tested using the Test Circuit of Figure 1 ($R_F = R_I$) by applying a $0.5V$ peak, $1kHz$ signal to the $V_{OCM}$ Pin 2 (with $V_{INP} = V_{INM} = 0$) and measuring the output distortion (THD) at $V_{OUTCM}$ with $V_{OCM}$ biased $0.5V$ from the $V_{OCM}$ pin range limits listed in the Electrical Characteristics Table, and confirming the THD is better than $-40dB$.

**Note 8:** Input CMRR is defined as the ratio of the change in the input common mode voltage at the pins IN⁺ or IN⁻ to the change in differential input referred voltage offset. Output CMRR is defined as the ratio of the change in the voltage at the $V_{OCM}$ pin to the change in differential input referred voltage offset.

**Note 9:** Differential Power Supply Rejection (PSRR) is defined as the ratio of the change in supply voltage to the change in differential input referred voltage offset. Common Mode Power Supply Rejection (PSRRCM) is defined as the ratio of the change in supply voltage to the change in the common mode offset, $V_{OUTCM} - V_{OCM}$.

**Note 10:** Output swings are measured as differences between the output and the respective power supply rail.

**Note 11:** Extended operation with the output shorted may cause junction temperatures to exceed the $150^\circ C$ limit for the MSOP package (or $125^\circ C$ for the DD package) and is not recommended.
TYPICAL PERFORMANCE CHARACTERISTICS

Differential Distortion vs Frequency

Slew Rate vs Temperature

2V Step Response Settling

Small Signal Step Response

Large Signal Step Response

Output with Large Input Overdrive
TYPICAL PERFORMANCE CHARACTERISTICS

Supply Current vs Supply Voltage

Supply Current vs SHDN Voltage

Shutdown Supply Current vs Supply Voltage

SHDN Pin Current vs SHDN Pin Voltage
PIN FUNCTIONS

IN⁺, IN⁻ (Pins 1, 8): Non-Inverting and Inverting Input Pins of the Amplifier, respectively. For best performance, it is highly recommended that stray capacitance be kept to an absolute minimum by keeping printed circuit connections as short as possible, and if necessary, stripping back nearby surrounding ground plane away from these pins.

V_{OCM} (Pin 2): Output Common Mode Reference Voltage. The V_{OCM} pin is the midpoint of an internal resistive voltage divider between the supplies, developing a (default) mid-supply voltage potential to maximize output signal swing. V_{OCM} has a Thevenin equivalent resistance of approximately 40kΩ and can be overdriven by an external voltage reference. The voltage on V_{OCM} sets the output common mode voltage level (which is defined as the average of the voltages on the OUT⁺ and OUT⁻ pins). V_{OCM} should be bypassed with a high quality ceramic bypass capacitor of at least 0.1μF (unless connected directly to a low impedance, low noise ground plane) to minimize common mode noise from being converted to differential noise by impedance mismatches both externally and internally to the IC.

V⁺, V⁻ (Pins 3, 6): Power Supply Pins. For single supply applications (Pin 6 grounded) it is recommended that high quality 1μF and 0.1μF ceramic bypass capacitors be placed from the positive supply pin (Pin 3) to the negative supply pin (Pin 6) with minimal routing. Pin 6 should be directly tied to a low impedance ground plane. For dual power supplies, it is recommended that high quality, 0.1μF ceramic capacitors are used to bypass Pin 3 to ground and Pin 6 to ground. It is also highly recommended that high quality 1μF and 0.1μF ceramic bypass capacitors be placed across the power supply pins (Pins 3 and 6) with minimal routing.

OUT⁺, OUT⁻ (Pins 4, 5): Output Pins. Each pin can drive approximately 100Ω to ground with a short circuit current limit of up to ±85mA. Each amplifier output is designed to drive a load capacitance of 25pF. This basically means the amplifier can drive 25pF from each output to ground or 12.5pF differentially. Larger capacitive loads should be decoupled with at least 25Ω resistors from each output.

SHDN (Pin 7): When Pin 7 (SHDN) is floating or when Pin 7 is directly tied to V⁺, the LT1994 is in the normal operating mode. When Pin 7 is pulled a minimum of 2.1V below V⁺, the LT1994 enters into a low power shutdown state. Refer to the SHDN pin section under Applications Information for description of the LT1994 output impedance in the shutdown state.
Functional Description
The LT1994 is a small outline, wide band, low noise, and low distortion fully-differential amplifier with accurate output phase balancing. The LT1994 is optimized to drive low voltage, single-supply, differential input analog-to-digital converters (ADCs). The LT1994’s output is capable of swinging rail-to-rail on supplies as low as 2.5V, which makes the amplifier ideal for converting ground referenced, single-ended signals into VO CM referenced differential signals in preparation for driving low voltage, single-supply, differential input ADCs. Unlike traditional op amps which have a single output, the LT1994 has two outputs to process signals differentially. This allows for two times the signal swing in low voltage systems when compared to single-ended output amplifiers. The balanced differential nature of the amplifier also provides even-order harmonic distortion cancellation, and less susceptibility to common mode noise (like power supply noise). The LT1994 can be used as a single ended input to differential output amplifier, or as a differential input to differential output amplifier.

The LT1994’s output common mode voltage, defined as the average of the two output voltages, is independent of the input common mode voltage, and is adjusted by applying a voltage on the VO CM pin. If the pin is left open, there is an internal resistive voltage divider, which develops a potential halfway between the V+ and V– pins. The VO CM pin will have an equivalent Thevenin equivalent resistance of 40kΩ, and a Thevenin equivalent voltage of half-supply. Whenever this pin is not hard tied to a low impedance ground plane, it is recommended that a high quality ceramic cap is used to bypass the VO CM pin to a low impedance ground plane (see Layout Considerations in this document). The LT1994’s internal common mode feedback path forces accurate output phase balancing to reduce even order harmonics, and centers each individual output about the potential set by the VO CM pin.

\[ V_{OUTC M} = V_{OCM} = \frac{V_{OUT}^+ + V_{OUT}^-}{2} \]

The outputs (OUT+ and OUT–) of the LT1994 are capable of swinging rail-to-rail. They can source or sink up to approximately 85mA of current. Each output is rated to drive approximately 25pF to ground (12.5pF differentially). Higher load capacitances should be decoupled with at least 25Ω of series resistance from each output.

Input Pin Protection
The LT1994’s input stage is protected against differential input voltages that exceed 1V by two pairs of back-to-back diodes that protect against emitter base breakdown of the input transistors. In addition, the input pins have steering diodes to either power supply. If the input pair is over-driven, the current should be limited to under 10mA to prevent damage to the IC. The LT1994 also has steering diodes to either power supply on the VO CM, and SHDN pins (Pins 2 and 7) and if exposed to voltages that exceed either supply, they too should be current limited to under 10mA.

SHDN Pin
If the SHDN pin (Pin 7) is pulled 2.1V below the positive supply, an internal current is generated that is used to power down the LT1994. The pin will have the Thevenin equivalent impedance of approximately 55kΩ to V+. If the pin is left unconnected, an internal pull-up resistor of 120kΩ will keep the part in normal active operation. Care should be taken to control leakage currents at this pin to under 1μA to prevent leakage currents from inadvertently putting the LT1994 into shutdown. In shutdown, all biasing current sources are shut off, and the output pins OUT+ and OUT– will each appear as open collectors with a non-linear capacitor in parallel, and steering diodes to either supply. Because of the non-linear capacitance, the outputs still have the ability to sink and source small amounts of transient current if exposed to significant voltage transients. The inputs (IN+, and IN–) have anti-parallel diodes that can conduct if voltage transients at the input exceed 1V. The inputs also have steering diodes to either supply. The turn-on and turn-off time between the shutdown and active states are on the order of 1μs but depends on the circuit configuration.

General Amplifier Applications
As levels of integration have increased and, correspondingly, system supply voltages decreased, there has been
a need for ADCs to process signals differentially in order to maintain good signal to noise ratios. These ADCs are typically supplied from a single supply voltage that can be as low as 2.5V and will have an optimal common mode input range near mid-supply. The LT1994 makes interfacing to these ADCs trivial, by providing both single ended to differential conversion as well as common mode level shifting. Figure 1 shows a general single supply application with perfectly matched feedback networks from OUT+ and OUT–. The gain to $V_{OUTDIFF}$ from $V_{INM}$ and $V_{INP}$ is:

$$V_{OUTDIFF} = V_{OUT}^+ - V_{OUT}^- = \frac{R_F}{R_i} \cdot (V_{INP} - V_{INM})$$

Note from the above equation that the differential output voltage ($V_{OUT}^+ - V_{OUT}^-$) is completely independent of input and output common mode voltages, or the voltage at the common mode pin. This makes the LT1994 ideally suited pre-amplification, level shifting, and conversion of single ended signals to differential output signals in preparation for driving differential input ADCs.

**Effects of Resistor Pair Mismatch**

Figure 2 shows a circuit diagram that takes into consideration that real world resistors will not perfectly match. Assuming infinite open loop gain, the differential output relationship is given by the equation:

$$V_{OUTDIFF} = V_{OUT}^+ - V_{OUT}^- = \frac{R_F}{R_i} \cdot V_{INDIFF} + \frac{\Delta\beta}{\beta_{AVG}} \cdot V_{CM} - \frac{\Delta\beta}{\beta_{AVG}} \cdot V_{OCM}$$

where: $R_F$ is the average of $R_{F1}$ and $R_{F2}$, and $R_i$ is the average of $R_{I1}$ and $R_{I2}$.

$\beta_{AVG}$ is defined as the average feedback factor (or gain) from the outputs to their respective inputs:

$$\beta_{AVG} = \frac{1}{2} \left( \frac{R_{I1}}{R_{I1} + R_{F1}} + \frac{R_{I2}}{R_{I2} + R_{F2}} \right)$$

$\Delta\beta$ is defined as the difference in feedback factors:

$$\Delta\beta = \frac{R_{I2}}{R_{I2} + R_{F2}} - \frac{R_{I1}}{R_{I1} + R_{F1}}$$

$V_{CM}$ is defined as the average of the two input voltages, $V_{INP}$ and $V_{INM}$ (also called the input common mode voltage):

$$V_{CM} = \frac{1}{2} \cdot (V_{INP} + V_{INM})$$

and $V_{INDIFF}$ is defined as the difference of the input voltages:

$$V_{INDIFF} = V_{INP} - V_{INM}$$

When the feedback ratios mismatch ($\Delta\beta$), common mode to differential conversion occurs.

Setting the differential input to zero ($V_{INDIFF} = 0$), the degree of common mode to differential conversion is given...
by the equation:

\[
V_{\text{OUTDIFF}} = V_{\text{OUT}}^+ - V_{\text{OUT}}^- \approx (V_{\text{CM}} - V_{\text{OCM}}) \cdot \frac{\Delta \beta}{\beta_{\text{AVG}}} \nabla \nabla \nabla
\]

In general, the degree of feedback pair mismatch is a source of common mode to differential conversion of both signals and noise. Using 1% resistors or better will provide about 28dB of common mode rejection. Using 0.1% resistors will provide about 48dB of common mode rejection. A low impedance ground plane should be used as a reference for both the input signal source and the V_{OCM} pin. A direct short of V_{OCM} to this ground plane or bypassing the V_{OCM} with a high quality 0.1\mu F ceramic capacitor to this ground plane will further mitigate against common mode signals from being converted to differential.

Input Impedance and Loading Effects

The input impedance looking into the V_{INP} or V_{INM} input of Figure 1 depends on whether or not the sources V_{INP} and V_{INM} are fully differential. For balanced input sources (V_{INP} = –V_{INM}), the input impedance seen at either input is simply:

\[
R_{\text{INP}} = R_{\text{INM}} = R_I
\]

For single ended inputs, because of the signal imbalance at the input, the input impedance actually increases over the balanced differential case. The input impedance looking into either input is:

\[
R_{\text{INP}} = R_{\text{INM}} = \frac{R_I}{1 - \frac{1}{2} \cdot \left( \frac{R_F}{R_I + R_F} \right)}
\]

Input signal sources with non-zero output impedances can also cause feedback imbalance between the pair of feedback networks. For the best performance, it is recommended that the source’s output impedance be compensated for. If input impedance matching is required by the source, R_1 should be chosen (see Figure 3):

\[
R_1 = \frac{R_{\text{INM}} \cdot R_S}{R_{\text{INM}} - R_S}
\]

According to Figure 3, the input impedance looking into the differential amp (R_{INM}) reflects the single ended source case, thus:

\[
R_{\text{INM}} = \frac{R_I}{1 - \frac{1}{2} \cdot \left( \frac{R_F}{R_I + R_F} \right)}
\]

R_2 is chosen to balance R_1 || R_S:

\[
R_2 = \frac{R_1 \cdot R_S}{R_1 + R_S}
\]

Input Common Mode Voltage Range

The LT1994’s input common mode voltage (V_{ICM}) is defined as the average of the two input voltages, V_{IN^+} and V_{IN^-}. It extends from V^- to approximately 1.25V below V^+. The input common mode range depends on the circuit configuration (gain), V_{OCM} and V_{CM} (refer to Figure 4). For fully differential input applications, where V_{INP} = –V_{INM}, the common mode input is approximately:

\[
V_{\text{ICM}} = \frac{V_{\text{IN^+}} + V_{\text{IN^-}}}{2} \approx \left( \frac{R_I}{V_{\text{OCM}}} \right) \cdot \left( \frac{R_I}{R_I + R_F} \right) + V_{\text{CM}} \cdot \left( \frac{R_F}{R_F + R_I} \right)
\]

Figure 3. Optimal Compensation for Signal Source Impedance
With singled ended inputs, there is an input signal component to the input common mode voltage. Applying only $V_{\text{INP}}$ (setting $V_{\text{INM}}$ to zero), the input common voltage is approximately:

$$V_{\text{ICM}} = \frac{V_{\text{IN}}^+ + V_{\text{IN}}^-}{2} \approx V_{\text{OCM}} \cdot \left( \frac{R_i}{R_i + R_F} \right) + V_{\text{CM}} \cdot \left( \frac{R_F}{R_F + R_i} \right) + \frac{V_{\text{INP}}}{2} \cdot \left( \frac{R_F}{R_F + R_i} \right)$$

**Output Common Mode Voltage Range**

The output common mode voltage is defined as the average of the two outputs:

$$V_{\text{OUTCM}} = V_{\text{OCM}} = \frac{V_{\text{OUT}}^+ + V_{\text{OUT}}^-}{2}$$

The $V_{\text{OCM}}$ sets this average by an internal common mode feedback loop which internally forces $V_{\text{OUT}}^+ = -V_{\text{OUT}}^-$. The output common mode range extends from approximately 1.1V above $V^-$ to approximately 0.8V below $V^+$. The $V_{\text{OCM}}$ pin sits in the middle of an 80kΩ to 80kΩ voltage divider that sets the default mid-supply open circuit potential.

In single supply applications, where the LT1994 is used to interface to an ADC, the optimal common mode input range to the ADC is often determined by the ADC’s reference. If the ADC makes a reference available for setting the input common mode voltage, it can be directly tied to the $V_{\text{OCM}}$ pin, but must be capable of driving a 40kΩ equivalent resistance that is tied to a mid-supply potential. If an external reference drives the $V_{\text{OCM}}$ pin, it should still be bypassed with a high quality 0.1μF capacitor to a low impedance ground plane to filter any thermal noise and to prevent common mode signals on this pin from being inadvertently converted to differential signals.

**Noise Considerations**

The LT1994’s input referred voltage noise is on the order of 3nV/√Hz. Its input referred current noise is on the order of 2.5pA/√Hz. In addition to the noise generated by the amplifier, the surrounding feedback resistors also contribute noise. The output noise generated by both the amplifier and the feedback components is given by the equation:

$$e_{\text{no}} = \sqrt{\left( e_{n_i} \cdot \left[ 1 + \frac{R_F}{R_i} \right] \right)^2 + 2 \cdot \left( l_n \cdot R_F \right)^2 + 2 \cdot e_{nR_i}^2}$$

A plot of this equation and a plot of the noise generated by the feedback components are shown in Figure 6.

The LT1994’s input referred voltage noise contributes the equivalent noise of a 560Ω resistor. When the feedback
network is comprised of resistors whose values are less than this, the LT1994’s output noise is voltage noise dominant (See Figure 6):

\[ e_{no} \approx e_{ni} \cdot \left(1 + \frac{R_F}{R_i}\right) \]

Feedback networks consisting of resistors with values greater than about 10kΩ will result in output noise which is amplifier current noise dominant.

\[ e_{no} \approx \sqrt{2} \cdot I_n \cdot R_F \]

Lower resistor values always result in lower noise at the penalty of increased distortion due to increased loading of the feedback network on the output. Higher resistor values will result in higher output noise, but improved distortion due to less loading on the output.

**Power Dissipation Considerations**

The LT1994 is housed in either an 8-lead MSOP package \((\theta_{JA} = 140^\circ \text{C/W})\) or an 8-lead DD package \((\theta_{JA} = 160^\circ \text{C/W})\). The LT1994 combines high speed and large output current with a small die and small package so there is a need to be sure the die temperature does not exceed 150°C if housed in the 8-lead MSOP package, and 125°C if housed in the 8-lead DD package. In the 8-lead MSOP, LT1994 has its V− lead fused to the frame so it is possible to lower the package thermal impedance by connecting the V− pin to a large ground plane or metal trace. Metal trace and plated through holes can be used to spread the heat generated by the device to the backside of the PC board. For example, an 8-lead MSOP on a 3/32” FR-4 board with 540mm² of 2oz. copper on both sides of the PC board tied to the V− pin can drop the \(\theta_{JA}\) from 140°C/W to 110°C/W (see Table 1).

The underside of the DD package has exposed metal (4mm²) from the lead frame where the die is attached. This provides for the direct transfer of heat from the die junction to the printed circuit board to help control the maximum operating junction temperature. The dual-inline pin arrangement allows for extended metal beyond the ends of the package on the topside (component side) of a circuit board. Table 1 summarizes for both the MSOP and DD packages, the thermal resistance from the die junction to ambient that can be obtained using various amounts of topside, and backside metal (2oz. copper). On multilayer boards, further reductions can be obtained using additional metal on inner PCB layers connected through vias beneath the package.

In general, the die temperature can be estimated from the ambient temperature \(T_A\), and the device power dissipation \(P_D\):

\[ T_J = T_A + P_D \cdot \theta_{JA} \]
APPLICATIONS INFORMATION

The power dissipation in the IC is a function of the supply voltage, the output voltage, and the load resistance. For fully differential output amplifiers at a given supply voltage (±V_C), and a given differential load (R_LOAD), the worst-case power dissipation P_(D(MAX)) occurs at the worst case quiescent current (I_Q(MAX) = 20.5mA) and when the load current is given by the expression:

\[ I_{LOAD} = \frac{V_C}{R_{LOAD}} \]

The worst case power dissipation in the LT1994 at

\[ I_{LOAD} = \frac{V_C}{R_{LOAD}} \]

is:

\[ P_{D(MAX)} = 2 \cdot V_C \cdot (I_{LOAD} + I_Q(MAX)) - I_{LOAD}^2 \cdot \]

\[ R_{LOAD} = \frac{V_C^2}{R_{LOAD}} + 2 \cdot V_C \cdot I_Q(MAX) \]

Example: A LT1994 is mounted on a circuit board in a MSOP-8 package (θJA = 140°C/W), and is running off of ±5V supplies driving an equivalent load (external load plus feedback network) of 75Ω. The worst-case power that would be dissipated in the device occurs when:

\[ P_{D(MAX)} = \frac{V_C^2}{R_{LOAD}} + 2 \cdot V_C \cdot I_Q(MAX) = \]

\[ \frac{5V^2}{75\Omega} + 2 \cdot 5V \cdot 17.5MA = 0.54W \]

The maximum ambient temperature the 8-lead MSOP is allowed to operate under these conditions is:

\[ T_A = T_{JMAX} - P_D \cdot \theta_{JA} = 150°C - (0.54W) \cdot (140°C/W) = 75°C \]

To operate the device at higher ambient temperature, connect more copper to the V– pin to reduce the thermal resistance of the package as indicated in Table 1. Note that T_{JMAX} for the 8-lead DD package is 125°C (as opposed to 150°C for the 8-lead MSOP), and the data for the equation above should be altered accordingly.

Table 1. LT1994 MSOP and DD Package Thermal Resistivity

<table>
<thead>
<tr>
<th>LT1994 8-LEAD MSOP PACKAGE</th>
<th>LT1994 8-LEAD DD PACKAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Copper Area Topside (mm²)</td>
<td>Copper Area Backside (mm²)</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>30</td>
<td>0</td>
</tr>
<tr>
<td>100</td>
<td>0</td>
</tr>
<tr>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>540</td>
<td>540</td>
</tr>
</tbody>
</table>

Layout Considerations

Because the LT1994 is a high speed amplifier, it is sensitive to both stray capacitance and stray inductance. Components connected to the LT1994 should be connected with as short and direct connections as possible. A low noise, low impedance ground plane is critical for the highest performance. In single supply applications, high quality surface mount 1μF and 0.1μF ceramic bypass capacitors with minimum PCB trace should be used directly across the power supplies V+ to V–. In split supply applications, high quality surface mount 1μF and 0.1μF ceramic bypass capacitors should be placed across the power supplies V+ to V–, and individual high quality surface mount 0.1μF bypass caps should be used from each supply to ground with direct (short) connections.
APPLICATIONS INFORMATION

Any stray parasitic capacitance to ground at the summing junctions, IN⁺ and IN⁻ should be kept to an absolute minimum even if it means stripping back the ground plane away from any trace attached to this node. This becomes especially true when the feedback resistor network uses resistor values >500Ω in circuits with \( R_F = R_I \). Excessive peaking in the frequency response can be mitigated by adding small amounts of feedback capacitance around RF (2pF to 5pF). Always keep in mind the differential nature of the LT1994, and that it is critical that the output impedances seen by both outputs (stray or intended) should be as balanced and symmetric as possible. This will help preserve the natural balance of the LT1994, which minimizes the generation of even order harmonics, and preserves the rejection of common mode signals and noise.

It is highly recommended that the \( V_{OCM} \) pin be either hard tied to a low impedance ground plane (in split supply applications) or bypassed to ground with a high quality 0.1μF ceramic capacitor in single supply applications. This will help prevent thermal noise from the internal 80kΩ-80kΩ voltage divider (25nV/√Hz) and other external sources of noise from being converted to differential noise due to mismatches in the feedback networks. It is also recommended that the resistive feedback networks be comprised of 1% resistors (or better) to enhance the output common mode rejection. This will also prevent \( V_{OCM} \) input referred common mode noise of the common mode amplifier path (which cannot be filtered) from being converted to differential noise, degrading the differential noise performance.

SIMPLIFIED SCHEMATIC
TYPICAL APPLICATIONS

Differential 1st Order Lowpass Filter

Maximum –3dB frequency ($f_{3dB}$) 5MHz
Stopband attenuation: –6dB at 2 • $f_{3dB}$ and 14dB at 5 • $f_{3dB}$

Component Calculation:

1. Calculate an absolute value for $C_{11}$ ($C_{11abs}$) using a specified –3dB frequency

$$C_{11abs} = \frac{4 \cdot 10^5}{f_{3dB}}$$ (in pF and $f_{3dB}$ in kHz)

2. Select a standard 5% capacitor value nearest the absolute value for $C_{11}$

3. Calculate $R_{11}$ and $R_{21}$ using the standard 5% $C_{11}$ value, $f_{3dB}$ and desired gain

$$R_{11} = \frac{R_{21}}{Gain}$$

Example: The specified –3dB frequency is 1MHz Gain = 4

1. Using $f_{3dB} = 1000kHz$, $C_{11abs} = 400pF$

2. Nearest standard 5% value to 400pF is 390pF and $C_{11} = 390pF$

3. Using $f_{3dB} = 1000kHz$, $C_{11} = 390pF$ and Gain = 4, $R_{21} = R_{22} = 412\Omega$ and $R_{11} = R_{12} = 102\Omega$ (nearest 1% value)

Differential 2nd Order Butterworth Lowpass Filter

Maximum –3dB frequency ($f_{3dB}$) 2.5MHz
Stopband attenuation: –12dB at 2 • $f_{3dB}$ and –28dB at 5 • $f_{3dB}$

Component Calculation:

1. Calculate an absolute value for $C_{11}$ ($C_{11abs}$) using a specified –3dB frequency

2. Select a standard 5% capacitor value nearest the absolute value for $C_{11}$

3. Calculate $R_{11}$ and $R_{21}$ using the standard 5% $C_{11}$ value, $f_{3dB}$ and desired gain

$$R_{11} = \frac{R_{21}}{Gain}$$

Example: The specified –3dB frequency is 1MHz Gain = 4

1. Using $f_{3dB} = 1000kHz$, $C_{11abs} = 400pF$

2. Nearest standard 5% value to 400pF is 390pF and $C_{11} = 390pF$

3. Using $f_{3dB} = 1000kHz$, $C_{11} = 390pF$ and Gain = 4, $R_{21} = R_{22} = 412\Omega$ and $R_{11} = R_{12} = 102\Omega$ (nearest 1% value)
1. Calculate an absolute value for C2 (C2abs) using a specified –3dB frequency

\[ C_{2\text{abs}} = \frac{4 \times 10^5}{f_{3\text{dB}}} \quad (C_{2\text{abs}} \text{ in } \text{pF and } f_{3\text{dB}} \text{ in } \text{kHz}) \text{ (Note 2)} \]

2. Select a standard 5% capacitor value nearest the absolute value for C2 (C1 = 10 \cdot C2)

3. Calculate R3, R2 and R1 using the standard 5% C2 value, the specified f3dB and the specified passband gain (Gn)

\[ R_1, R_2 \text{ and } R_3 \text{ equations (C2 in } \text{pF and } f_{3\text{dB}} \text{ in } \text{kHz)} \]

\[ R_3 = \frac{1.121 \cdot \sqrt{(1.131 - 0.127 \cdot \text{Gn})}}{(\text{Gn} + 1) \cdot C_2 \cdot f_{3\text{dB}}} \cdot 10^8 \text{ (Note 1)} \]

\[ R_2 = \frac{1.266 \times 10^{15}}{R_3 \cdot C_2^2 \cdot f_{3\text{dB}}^2} \]

\[ R_1 = \frac{R_2}{\text{Gn}} \]

Example: The specified –3dB frequency is 1MHz Gain = 1

1. Using \( f_{3\text{dB}} = 1000\text{kHz}, C_{2\text{abs}} = 400\text{pF} \)

2. Nearest standard 5% value to 400pF is 390pF and \( C_{21} = C_{22} = 390\text{pF and } C_{11} = 3900\text{pF} \)

3. Using \( f_{3\text{dB}} = 1000\text{kHz, } C = 390\text{pF and } \text{Gain} = 1 \), \( R_1 = 549\Omega, R_2 = 549\Omega \text{ and } R_3 = 15.4\Omega \text{ (nearest 1% values), } R_{11} = R_{21} = 549\Omega, R_{21} = R_{22} = 549\Omega \text{ and } R_{31} = R_{32} = 15.4\Omega \).

Note 1: The equations for R1, R2, R3 are ideal and do not account for the finite gain bandwidth product (GBW) of the LT1994 (70MHz). The maximum gain is set by the C1/C2 ratio (which for convenience is set equal to ten).

Note 2: The calculated value of a capacitor is chosen to produce input resistors less than 600\( \Omega \). If a higher value input resistance is required then multiply all resistor values and divide all capacitor values by the same number.

**A Single Ended to Differential Voltage Conversion with Source Impedance Matching and Level Shifting**
PACKAGE DESCRIPTION

DD Package
8-Lead Plastic DFN (3mm x 3mm)
(Reference LTC DWG # 05-08-1698)

MS8 Package
8-Lead Plastic MSOP
(Reference LTC DWG # 05-08-1660)

NOTE:
1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-1)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON TOP AND BOTTOM OF PACKAGE

NOTE:
1. DIMENSIONS IN MILLIMETER/(INCH)
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15mm (.006") PER SIDE
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15mm (.006") PER SIDE
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
RFID Receiver Front-End, 20kHz < –3dB BW < 5MHz
(Baseband Gain = 2)

PART NUMBER | DESCRIPTION | COMMENTS
--- | --- | ---
LT1167 | Precision, Instrumentation Amp | Single Gain Set Resistor: G = 1 to 10,000
LT1806/LT1807 | Single/Dual Low Distortion Rail-to-Rail Amp | 325MHz, 140V/μs Slew Rate, 3.5nV/√Hz Noise
LT1809/LT1810 | Single/Dual Low Distortion Rail-to-Rail Amp | 180MHz, 350V/μs Slew Rate, Shutdown
LT1990 | High Voltage Gain Selectable Differential Amp | ±250V Common Mode, Micropower, Gain = 1, 10
LT1991 | Precision Gain Selectable Differential Amp | Micropower, Pin Selectable Gain = –13 to 14
LTC1992/LTC1992-x | Fully Differential Input/Output Amplifiers | Programmable Gain or Fixed Gain (G = 1, 2, 5, 10)
LT1993-2/-4/-10 | Low Distortion and Noise, Differential In/Out | Fixed Gain (G = 2, 4, 10)
LT1995 | High Speed Gain Selectable Differential Amp | 30MHz, 1000V/μs, Pin Selectable Gain = –7 to 8
LT1996 | Precision, 100μA, Gain Selectable Differential Amp | Pin Selectable Gain = 9 to 117
LT6600-2.5/-5/-10/-15/-20 | Differential Amp and Lowpass, Chebyshev Filter | Filter Cutoff = 2.5MHz, 5MHz, 10MHz, 15MHz or 20MHz